1b3c5cdab4
Updated the device trees to have the PCI nodes be at the same level as the SOC node. This is to make it so that the SOC nodes children address space is just on chip registers and not other bus memory as well. Also, for PCIe nodes added a P2P bridge to handle the virtual P2P bridge that exists in the PHB. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
181 lines
3.9 KiB
Plaintext
181 lines
3.9 KiB
Plaintext
/*
|
|
* MPC8349E-mITX-GP Device Tree Source
|
|
*
|
|
* Copyright 2007 Freescale Semiconductor Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
/ {
|
|
model = "MPC8349EMITXGP";
|
|
compatible = "MPC8349EMITXGP", "MPC834xMITX", "MPC83xxMITX";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
PowerPC,8349@0 {
|
|
device_type = "cpu";
|
|
reg = <0>;
|
|
d-cache-line-size = <20>;
|
|
i-cache-line-size = <20>;
|
|
d-cache-size = <8000>;
|
|
i-cache-size = <8000>;
|
|
timebase-frequency = <0>; // from bootloader
|
|
bus-frequency = <0>; // from bootloader
|
|
clock-frequency = <0>; // from bootloader
|
|
};
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <00000000 10000000>;
|
|
};
|
|
|
|
soc8349@e0000000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
device_type = "soc";
|
|
ranges = <0 e0000000 00100000>;
|
|
reg = <e0000000 00000200>;
|
|
bus-frequency = <0>; // from bootloader
|
|
|
|
wdt@200 {
|
|
device_type = "watchdog";
|
|
compatible = "mpc83xx_wdt";
|
|
reg = <200 100>;
|
|
};
|
|
|
|
i2c@3000 {
|
|
device_type = "i2c";
|
|
compatible = "fsl-i2c";
|
|
reg = <3000 100>;
|
|
interrupts = <e 8>;
|
|
interrupt-parent = < &ipic >;
|
|
dfsrr;
|
|
};
|
|
|
|
i2c@3100 {
|
|
device_type = "i2c";
|
|
compatible = "fsl-i2c";
|
|
reg = <3100 100>;
|
|
interrupts = <f 8>;
|
|
interrupt-parent = < &ipic >;
|
|
dfsrr;
|
|
};
|
|
|
|
spi@7000 {
|
|
device_type = "spi";
|
|
compatible = "mpc83xx_spi";
|
|
reg = <7000 1000>;
|
|
interrupts = <10 8>;
|
|
interrupt-parent = < &ipic >;
|
|
mode = <0>;
|
|
};
|
|
|
|
usb@23000 {
|
|
device_type = "usb";
|
|
compatible = "fsl-usb2-dr";
|
|
reg = <23000 1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupt-parent = < &ipic >;
|
|
interrupts = <26 8>;
|
|
dr_mode = "otg";
|
|
phy_type = "ulpi";
|
|
};
|
|
|
|
mdio@24520 {
|
|
device_type = "mdio";
|
|
compatible = "gianfar";
|
|
reg = <24520 20>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
/* Vitesse 8201 */
|
|
phy1c: ethernet-phy@1c {
|
|
interrupt-parent = < &ipic >;
|
|
interrupts = <12 8>;
|
|
reg = <1c>;
|
|
device_type = "ethernet-phy";
|
|
};
|
|
};
|
|
|
|
ethernet@24000 {
|
|
device_type = "network";
|
|
model = "TSEC";
|
|
compatible = "gianfar";
|
|
reg = <24000 1000>;
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
|
interrupts = <20 8 21 8 22 8>;
|
|
interrupt-parent = < &ipic >;
|
|
phy-handle = < &phy1c >;
|
|
};
|
|
|
|
serial@4500 {
|
|
device_type = "serial";
|
|
compatible = "ns16550";
|
|
reg = <4500 100>;
|
|
clock-frequency = <0>; // from bootloader
|
|
interrupts = <9 8>;
|
|
interrupt-parent = < &ipic >;
|
|
};
|
|
|
|
serial@4600 {
|
|
device_type = "serial";
|
|
compatible = "ns16550";
|
|
reg = <4600 100>;
|
|
clock-frequency = <0>; // from bootloader
|
|
interrupts = <a 8>;
|
|
interrupt-parent = < &ipic >;
|
|
};
|
|
|
|
crypto@30000 {
|
|
device_type = "crypto";
|
|
model = "SEC2";
|
|
compatible = "talitos";
|
|
reg = <30000 10000>;
|
|
interrupts = <b 8>;
|
|
interrupt-parent = < &ipic >;
|
|
num-channels = <4>;
|
|
channel-fifo-len = <18>;
|
|
exec-units-mask = <0000007e>;
|
|
descriptor-types-mask = <01010ebf>;
|
|
};
|
|
|
|
ipic: pic@700 {
|
|
interrupt-controller;
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <2>;
|
|
reg = <700 100>;
|
|
device_type = "ipic";
|
|
};
|
|
};
|
|
|
|
pci@e0008600 {
|
|
interrupt-map-mask = <f800 0 0 7>;
|
|
interrupt-map = <
|
|
/* IDSEL 0x0F - PCI Slot */
|
|
7800 0 0 1 &ipic 14 8 /* PCI_INTA */
|
|
7800 0 0 2 &ipic 15 8 /* PCI_INTB */
|
|
>;
|
|
interrupt-parent = < &ipic >;
|
|
interrupts = <43 8>;
|
|
bus-range = <1 1>;
|
|
ranges = <42000000 0 a0000000 a0000000 0 10000000
|
|
02000000 0 b0000000 b0000000 0 10000000
|
|
01000000 0 00000000 e3000000 0 01000000>;
|
|
clock-frequency = <3f940aa>;
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
reg = <e0008600 100>;
|
|
compatible = "fsl,mpc8349-pci";
|
|
device_type = "pci";
|
|
};
|
|
};
|