Stefan Roese cd85400a02 powerpc/4xx: Add L2 cache node to AMCC Canyonlands dts file ... With this patch the L2 cache is enabled on Canyonlands to increase the overall performance. There is a known cache coherency issue with the L2 cache, but this is related to the high bandwidth (HB) PLB segment where the memory address is 0x8.xxxx.xxxx (low bandwidth PLB segment is mapped to 0x0.xxxx.xxxx). Since this HB address is currently unused it is safe to enable the L2 cache. Signed-off-by: Stefan Roese <sr@denx.de> Signed-off-by: Josh Boyer <jwboyer@linux.vnet.ibm.com>		2008-12-11 10:03:02 -05:00
..
boot	powerpc/4xx: Add L2 cache node to AMCC Canyonlands dts file	2008-12-11 10:03:02 -05:00
configs	powerpc/44x: update ppc44x_defconfig	2008-12-04 08:00:29 -05:00
include/asm	powerpc: Better setup of boot page TLB entry	2008-12-03 08:19:18 -06:00
kernel	powerpc/85xx: Add support for SMP initialization	2008-12-03 08:19:20 -06:00
kvm	KVM: ppc: stop leaking host memory on VM exit	2008-11-25 12:02:48 +02:00
lib	powerpc: Update 64bit __copy_tofrom_user() using CPU_FTR_UNALIGNED_LD_STD	2008-11-19 16:04:54 +11:00
math-emu	powerpc: Add SPE/EFP math emulation for E500v1/v2 processors.	2008-12-03 08:19:16 -06:00
mm	powerpc: Use RCU based pte freeing mechanism for all powerpc	2008-12-03 20:46:35 +11:00
oprofile	powerpc/cell/OProfile: Fix on-stack array size in activate spu profiling function	2008-10-31 16:13:51 +11:00
platforms	powerpc/85xx: Don't reset the MPIC for CAMP mode on MPC8572DS	2008-12-03 10:51:01 -06:00
sysdev	powerpc/4xx: Add support for ISA holes on 4xx PCI/X/E	2008-12-04 08:02:19 -05:00
xmon	powerpc: Fix compile errors with CONFIG_BUG=n	2008-10-31 21:34:09 +11:00
Kconfig	powerpc: Add sync_*_for_* to dma_ops	2008-12-03 20:46:36 +11:00
Kconfig.debug	powerpc: Allow the max stack trace depth to be configured	2008-12-03 20:46:35 +11:00
Makefile	powerpc: Remove unncessary SPE related compiler flag	2008-12-03 08:19:10 -06:00